LAN91C100FD datasheet(51/68 Pages) SMSC

51 / 68 page

SMSC DS – LAN91C100FD REV. B

Page 51

Rev. 05/31/2000

HIGH-END ISA OR NON-BURST EISA MACHINES

On ISA machines, the LAN91C100FD is accessed as a 16 bit peripheral. No support for XT (8 bit peripheral) is provided.

The signal connections are listed in the following table:

Table 4 - High-End ISA or Non-Burst EISA Machines Signal Connectors

ISA BUS

SIGNAL

LAN91C100FD

SIGNAL

NOTES

A1-A15

Address bus used for I/O space and register decoding.

AEN

Qualifies valid I/O decoding - enabled access when low.

nIORD

nRD

I/O Read strobe - asynchronous read accesses. Address is valid

before leading edge.

nIOWR

nWR

I/O Write strobe - asynchronous write access. Address is valid

before leading edge. Data is latched on trailing edge.

IOCHRDY

ARDY

This signal is negated on leading nRD, nWR if necessary. It is then

asserted on CLK rising edge after the access condition is satisfied.

RESET

nBE0

nSBHE

nBE1

IRQn

INTR0-INTR3

D0-D15

16 bit data bus. The bus byte(s) used to access the device are a

function of nBE0 and nBE1:

nBE0 nBE1

D0-D7

D8-D15

0 Lower

Upper

Lower

Not used

Upper

Not used = tri-state on reads, ignored on writes

nIOCS16

nLDEV buffered

nLDEV is a totem pole output. Must be buffered using an open

collector driver. nLDEV is active on valid decodes of A15-A4 and

AEN=0.

UNUSED PINS

GND

LCLK nADS

VCC

nBE2 nBE3

nCYCLE W/nR

nRDYRTN

No upper word access.

LAN91C100FD 데이터시트(PDF) 51 Page - SMSC Corporation

LAN91C100FD 데이터시트(HTML) 51 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

데이터시트 다운로드

링크 URL