P89LPC933FDH datasheet(29/75 Pages) PHILIPS

부품명	P89LPC933FDH

상세설명	8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable Flash with 8-bit ADCs

PDF	75 Pages

Scroll/Zoom	100%

제조업체	PHILIPS [NXP Semiconductors]

홈페이지	http://www.nxp.com

Logo

29 / 75 page

9397 750 15113

Product data sheet

Rev. 06 — 20 June 2005

29 of 75

Philips Semiconductors

P89LPC933/934/935/936

8-bit microcontroller with accelerated two-clock 80C51 core

These external interrupts can be programmed to be level-triggered or edge-triggered by

setting or clearing bit IT1 or IT0 in register TCON.

In edge-triggered mode, if successive samples of the INTn pin show a HIGH in one cycle

and a LOW in the next cycle, the interrupt request ﬂag IEn in TCON is set, causing an

interrupt request.

If an external interrupt is enabled when the P89LPC933/934/935/936 is put into

Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume

operation. Refer to Section 8.15 “Power reduction modes” for details.

(1) See Section 8.19 “CCU (P89LPC935/936)”

(2) P89LPC935/936

Fig 9.

Interrupt sources, interrupt enables, and power-down wake-up sources

002aab081

IE0

EX0

IE1

EX1

BOF

EBO

KBIF

EKBI

interrupt

to CPU

wake-up

(if in power-down)

EWDRT

CMF2

CMF1

EA (IE0.7)

TF1

ET1

TI & RI/RI

ES/ESR

EST

EI2C

SPIF

ESPI

RTCF

ERTC

(RTCCON.1)

WDOVF

TF0

ET0

any CCU interrupt(1)

ECCU

ENADCI0(2)

ADCI0(2)

ENADCI1

ADCI1

ENBI0(2)

BNDI0(2)

ENBI1

BNDI1

EEIF(2)

EADEE (P89LPC935)

EAD (P89LPC933/934)

P89LPC933FDH 데이터시트(PDF) 29 Page - NXP Semiconductors

P89LPC933FDH 데이터시트(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

데이터시트 다운로드

링크 URL