| 전자부품 데이터시트 검색엔진 |
|
HD74AC 데이터시트(PDF) 32 Page - Hitachi Semiconductor |
|
|
|||||||||||||||||||||||||||||
HD74AC 데이터시트(HTML) 32 Page - Hitachi Semiconductor |
|
32 / 52 page ![]() Design Considerations 31 Design Considerations Today’s system designer is faced with the problem of keeping ahead when addressing system performance and reliability. Hitachi’s Advanced CMOS helps designers achieve these goals. FACT (Fairchild Advanced CMOS Technology) logic was designed to alleviate many of the drawbacks that are common to current technology logic circuits. FACT logic combines the low static power consumption and the high noise margins of CMOS with a high fan-out, low input loading, and a 50 Ω transmission line drive capability to offer a complete family of SSI and MSI devices. Performance features such as advanced Schottky speeds at CMOS power levels, advanced Schottky drive, excellent noise, ESD and latch-up immunity are characteristics that designers of state-of-the-art systems require. FACT logic answers all of these concerns in one family of products. To fully utilize the advantages provided by FACT, the system designer should have an understanding of the flexibility as well as the trade-offs of CMOS design. The following section discusses common design concerns relative to the performance and requirements of FACT. There are five items of interest which need to be evaluated when implementing FACT devices in new designs: • Interfacing—interboard and technology interfaces, battery backup, and power down or live insert/ extract systems require some special thought. • Transmission line driving—FACT has line driving capabilities superior to all CMOS families and most TTL families. • Noise effects—As edge rates increase, the probability of crosstalk and ground bounce problems increases. The enhanced noise immunity and high threshold levels improve FACT’s resistance to crosstalk problems. • Board layout—Prudent board layout will ensure that most noise effects are minimized. • Power supplies and decoupling—Maximize ground and V CC traces to keep VCC/ground impedance as low as possible; full ground/V CC planes are best. Decouple any device driving a transmission line; otherwise add one capacitor for every package. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |