| 전자부품 데이터시트 검색엔진 |
|
AR0141CS 데이터시트(PDF) 5 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AR0141CS 데이터시트(HTML) 5 Page - ON Semiconductor |
|
5 / 48 page ![]() AR0141CS www.onsemi.com 5 Figure 3. Typical Configuration: Parallel Pixel Data Interface VAA_PIX VAA VDD_PLL VDD VDD_IO From Controller Master Clock (6 − 50 MHz) Digital I/O Power1 Digital Core Power1 PLL Power1 Analog Power1 SDATA SADDR SCLK TRIGGER OE_BAR RESET_BAR TEST DOUT [11:0] PIXCLK FRAME_VALID LINE_VALID Analog Power1 DGND AGND Digital Ground Analog Ground VAA VAA_PIX VDD_PLL VDD_IO VDD EXTCLK To Controller Notes: 1. All power supplies must be adequately decoupled. 2. ON Semiconductor recommends a resistor value of 1.5 kW, but a greater value may be used for slower two−wire speed. 3. The serial interface output pads and VDD_SLVS can be left unconnected if the parallel output interface is used. 4. ON Semiconductor recommends that 0.1 mF and 10 mF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on layout and design considerations. Check the AR0141CS demo headboard schematics for circuit recommendations. 5. ON Semiconductor recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized. 6. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage current. 7. The EXTCLK input is limited to 6−50 MHz. SHUTTER FLASH Table 3. BALL DESCRIPTIONS, 9 X 9 MM, 63−BALL iBGA Name iBGA Pin Type Description SLVS0_N A2 Output HiSPi serial data, lane 0, differential N SLVS0_P A3 Output HiSPi serial data, lane 0, differential P SLVS1_N A4 Output HiSPi serial data, lane 1, differential N SLVS1_P A5 Output HiSPi serial data, lane 1, differential P STANDBY A8 Input Standby (active high) VDD_PLL B1 Power PLL power SLVSC_N B2 Output HiSPi serial DDR clock differential N SLVSC_P B3 Output HiSPi serial DDR clock differential P SLVS2_N B4 Output HiSPi serial data, lane 2, differential N SLVS2_P B5 Output HiSPi serial data, lane 2, differential P |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |