AR0141CS datasheet(17/48 Pages) ONSEMI

17 / 48 page

AR0141CS

www.onsemi.com

Serial PLL Configuration

Figure 20. PLL for the Serial Interface

CLK_PIX

CLK_OP

pll_multiplier

58 (32−384)

pre_pll_clk_div

2 (1−64)

Vt_sys_clk_div

1 (1, 2, 4, 6, 8,

10,11, 12,14, 16)

Vt_pix_clk_div

6 (4−16)

FVC0

op_sys_clk_div

(default = 1)

op_pix_clk_div

12 (8,10, 12)

FSERIAL

EXTCLK

(6−50 MHz)

FSERIAL_CLK

1/2

The sensor will use op_sys_clk_div and op_pix_clk_div

to configure the output clock per lane (CLK_OP). The

configuration will depend on the number of active lanes (1,

2, or 4) configured. To configure the sensor protocol and

number of lanes, refer to “Serial Configuration”.

Table 8. PLL PARAMETERS FOR THE SERIAL INTERFACE

Parameter

Symbol

Min

Max

Unit

External Clock

EXTCLK

MHz

VCO Clock

FVCO

384

768

MHz

Readout Clock

CLK_PIX

74.25

Mpixel/s

Output Serial Data Rate Per Lane

FSERIAL

300 (HiSPi)

600 (HiSPi)

Mbps

Output Serial Clock Speed Per Lane

FSERIAL_CLK

150 (HiSPi)

350(HiSPi)

MHz

Configure the serial output so that it adheres to the

following rules:

• The maximum data−rate per lane (FSERIAL) is

600Mbps/lane (HiSPi)

• Configure the output pixel rate per lane (CLK_OP) so

that the sensor output pixel rate matches the peak pixel

rate (2

× CLK_PIX)

⎯ 4−lane: 4 x CLK_OP = 2

× CLK_PIX = Pixel Rate

(max: 148.5 Mpixel/s)

⎯ 2−lane: 2 x CLK_OP = 2

× CLK_PIX = Pixel Rate

(max: 74.25 Mpixel/s)

Table 9. EXAMPLE PLL CONFIGURATIONS FOR THE SERIAL INTERFACE

Parameter

4−lane

2−lane

Units

12−bit

FVCO

445.5

MHz

vt_sys_clk_div

vt_pix_clk_div

op_sys_clk_div

op_pix_clk_div

FSERIAL

445.5

MHz

FSERIAL_CLK

222.75

MHz

AR0141CS 데이터시트(PDF) 17 Page - ON Semiconductor

AR0141CS 데이터시트(HTML) 17 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

데이터시트 다운로드

링크 URL