전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AR0134CSSC00SUEAD 데이터시트(PDF) 6 Page - ON Semiconductor

부품명 AR0134CSSC00SUEAD
상세설명  1/3?릋nch 1.2 Mp CMOS Digital Image Sensor
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0134CSSC00SUEAD 데이터시트(HTML) 6 Page - ON Semiconductor

Back Button AR0134CSSC00SUEAD Datasheet HTML 2Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 3Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 4Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 5Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 6Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 7Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 8Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 9Page - ON Semiconductor AR0134CSSC00SUEAD Datasheet HTML 10Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 29 page
background image
AR0134CS
www.onsemi.com
6
Figure 5. Parallel Pixel Data Interface
1. All power supplies must be adequately decoupled.
2. ON Semiconductor recommends a resistor value of 1.5 k
W, but a greater value may be used for slower two-wire speed.
3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
4. The serial interface output pads can be left unconnected if the parallel output interface is used.
5. ON Semiconductor recommends that 0.1
mF and 10 mF decoupling capacitors for each power supply are mounted as close as possible
to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the AR0134CS demo head-
board schematics for circuit recommendations.
6. ON Semiconductor recommends that analog power planes be placed in a manner such that coupling with the digital power planes is mini-
mized.
Notes:
FRAME_VALID
LINE_VALID
PIXCLK
FLASH
VDD_IO
VDD
VAA
VAA_PIX
AGND
DGND
VAA_PIX
VAA
VDD_IO
VDD
EXTCLK
SDATA
SCLK
TRIGGER
OE_BAR
RESET_BAR
TEST
To Controller
From
Controller
Master Clock
(6−50 MHz)
Digital
I/O
Power1
Digital
Core
Power1
Analog
Power1
Analog
Power1
Analog
Ground
Digital
Ground
DOUT[11:0]
STANDBY
PLL
Power1
VDD_PLL
VDD_PLL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com