LAN9220 datasheet(84/142 Pages) MICROCHIP

84 / 142 page

LAN9220

DS00002417A-page 84

 2006-2017 Microchip Technology Inc.

5.3.16

GPT_CNT-GENERAL PURPOSE TIMER CURRENT COUNT REGISTER

This register reflects the current value of the GP Timer.

5.3.17

WORD_SWAP—WORD SWAP CONTROL

This register controls how words from the host data bus are mapped to the CSRs and Data FIFOs inside the LAN9220.

The LAN9220 always sends data from the Transmit Data FIFO to the network so that the low order word is sent first,

and always receives data from the network to the Receive Data FIFO so that the low order word is received first.

Offset:

90h

Size:

32 bits

Bits

Description

Type

Default

31-16

Reserved

15-0

General Purpose Timer Current Count (GPT_CNT). This 16-bit field

reflects the current value of the GP Timer.

FFFFh

Offset:

98h

Size:

32 bits

Bits

Description

Type

Default

31:0

Word Swap. If this field is set to 00000000h, or anything except

0xFFFFFFFFh, the LAN9220 maps words with address bit A[1]=1 to the

high order words of the CSRs and Data FIFOs, and words with address bit

A[1]=0 to the low order words of the CSRs and Data FIFOs. If this field is

set to 0xFFFFFFFFh, the LAN9220 maps words with address bit A[1]=1 to

the low order words of the CSRs and Data FIFOs, and words with address

bit A[1]=0 to the high order words of the CSRs and Data FIFOs.

Note:

Word swap is used in conjunction with the mixed endian function-

ality to determine the final byte ordering. Refer to Section 3.7.3,

"Mixed Endian Support" for more information.

R/W

NASR

00000000h

LAN9220 데이터시트(PDF) 84 Page - Microchip Technology

LAN9220 데이터시트(HTML) 84 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL