LAN9220 datasheet(91/142 Pages) MICROCHIP

91 / 142 page

 2006-2017 Microchip Technology Inc.

DS00002417A-page 91

LAN9220

5.3.24

E2P_DATA – EEPROM DATA REGISTER

This register is used in conjunction with the E2P_CMD register to perform read and write operations with the Serial

EEPROM.

EPC Time-out. If an EEPROM operation is performed, and there is no

response from the EEPROM within 30mS, the EEPROM controller will time-

out and return to its idle state. This bit is set when a time-out occurs

indicating that the last operation was unsuccessful.

Note:

If the EEDIO signal pin is externally pulled-high, EPC commands

will not time out if the EEPROM device is missing. In this case the

EPC Busy bit will be cleared as soon as the command sequence

is complete. It should also be noted that the ERASE, ERAL,

WRITE and WRAL commands are the only EPC commands that

will time-out if an EEPROM device is not present -and- the EEDIO

signal is pulled low

R/WC

MAC Address Loaded. When set, this bit indicates that a valid EEPROM

was found, and that the MAC address programming has completed

normally. This bit is set after a successful load of the MAC address after

power-up, or after a RELOAD command has completed

R/WC

7-0

EPC Address. The 8-bit value in this field is used by the EEPROM

Controller to address the specific memory location in the Serial EEPROM.

This is a Byte aligned address.

R/W

00h

Offset:

B4h

Size:

32 bits

Bits

Description

Type

Default

31-8

Reserved

7:0

EEPROM Data. Value read from or written to the EEPROM.

R/W

00h

Bits

Description

Type

Default

LAN9220 데이터시트(PDF) 91 Page - Microchip Technology

LAN9220 데이터시트(HTML) 91 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL