| 전자부품 데이터시트 검색엔진 |
|
DLPC3470 데이터시트(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLPC3470 데이터시트(HTML) 21 Page - Texas Instruments |
|
21 / 70 page ![]() 21 DLPC3470 www.ti.com DLPS110 – APRIL 2018 Product Folder Links: DLPC3470 Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated (1) VILD(AC) min applies to undershoot. (2) VIHD(AC) max applies to overshoot. (3) Signal group 1 output slew rate for rising edge is measured between VILD(DC) to VIHD(AC). (4) Signal group 1 output slew rate for falling edge is measured between VIHD(DC) to VILD(AC). (5) Signal group 1: See Figure 1. (6) Signal groups 2 and 3 output slew rate for rising edge is measured between VILD(AC) to VIHD(AC). 6.9 Low-Speed SDR Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER ID TEST CONDITIONS MIN MAX UNIT Operating voltage VCC18 (all signal groups) 1.64 1.96 V DC input high voltage VIHD(DC) Signal group 1 All 0.7 × VCC18 VCC18 + 0.5 V DC input low voltage(1) VILD(DC) Signal group 1 All –0.50 0.3 × VCC18 V AC input high voltage(2) VIHD(AC) Signal group 1 All 0.8 × VCC18 VCC18 + 0.5 V AC input low voltage VILD(AC) Signal group 1 All –0.5 0.2 × VCC18 V Slew rate (3)(4)(5)(6) Signal group 1 1 3.0 V/ns Signal group 2 0.25 Signal group 3 0.5 Figure 1. Low Speed (LS) I/O Input Thresholds |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |