| 전자부품 데이터시트 검색엔진 |
|
T48C893 데이터시트(PDF) 14 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T48C893 데이터시트(HTML) 14 Page - ATMEL Corporation |
|
14 / 82 page ![]() T48C893 Rev. A4, 22-Jan-02 14 (82) Reset timer V DD CL Power–on reset Internal reset res CL=SYSCL/4 V DD V SS Brown–out detection V DD V SS Watch– dog CWD res Ext. clock supervisor ExIn Pull-up NRST 13752 Figure 9. Reset configuration 3.3.1 Power-on Reset and Brown-out Detection The T48C893 has a fully integrated power-on reset and brown-out detection circuitry. For reset generation no ex- ternal components are needed . These circuits ensure that the core is held in the reset state until the minimum operating supply voltage has been reached. A reset condition will also be generated should the supply voltage drop momentarily below the minimum operating level except when a power down mode is activated (the core is in SLEEP mode and the peripheral clock is stopped). In this power-down mode the brown- out detection is disabled. Two values for the brown-out voltage threshold are programmable via the BOT-bit in the SC-register. V DD CPU Reset t BOT = ’1’ 2.0 V 1.7 V CPU Reset BOT = ’0’ t d t d t d = 1.5 ms (typically) t d 13753 BOT = 1, low brown-out voltage threshold. (1.7 V) is reset value. BOT = 0, high brown-out voltage threshold (2.0 V). Figure 10. Brown-out detection |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |