전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ML9092-01TB 데이터시트(PDF) 45 Page - OKI electronic componets

부품명 ML9092-01TB
상세설명  LCD Driver with Key Scanner and RAM
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  OKI [OKI electronic componets]
홈페이지  http://www.oki.com
Logo OKI - OKI electronic componets

ML9092-01TB 데이터시트(HTML) 45 Page - OKI electronic componets

Back Button ML9092-01TB Datasheet HTML 41Page - OKI electronic componets ML9092-01TB Datasheet HTML 42Page - OKI electronic componets ML9092-01TB Datasheet HTML 43Page - OKI electronic componets ML9092-01TB Datasheet HTML 44Page - OKI electronic componets ML9092-01TB Datasheet HTML 45Page - OKI electronic componets ML9092-01TB Datasheet HTML 46Page - OKI electronic componets ML9092-01TB Datasheet HTML 47Page - OKI electronic componets ML9092-01TB Datasheet HTML 48Page - OKI electronic componets ML9092-01TB Datasheet HTML 49Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 66 page
background image
FEDL9092-01
OKI Semiconductor
ML9092-01/02/03/04
45/66
Duty
Y register setting range
and loop range
Invalid address setting range
1/8
0 to 7 (00H to 07H)
0 to 7 (00H to 07H)
1/9
0 to 8 (00H to 08H)
0 to 8 (00H to 08H)
1/10
0 to 9 (00H to 09H)
0 to 9 (00H to 09H)
This register is reset to “0” when the
RESET pin is made low.
• Port register A (PTA) set
D7
D6
D5
D4
D3
D2
D1
D0
—
PTA
—: don’t care
The port register A set instruction sets the output of port A.
When the PTA bit is set to “1”, a “H” level is output from the PA0 pin of general purpose port A. In the same way,
when the PTA bit is set to “0”, a “L” level is output from the PA0 pin. If the
RESET pin is pulled to a “L” level, the
PE bit (bit D2) of the control register is reset to “0”, this register is reset to “0”, and the PA0 pin goes to high
impedance.
After the reset state is released, if the PTA bit of this register is set to “1” or “0” and then the PE bit is set to “1”, the
PA0 pin is released from its high impedance state and a “H” or “L” level that corresponds to the set status of the
PTA bit, is output from the PA0 pin.
• Port register B (PTB) set
D7
D6
D5
D4
D3
D2
D1
D0
—
PTB2
PTB1
PTB0
—: don’t care
The port register B set instruction sets the output of port B. (Applies to the ML9092-01/04.)
When each bit of PTB0 to PTB2 is set to “1”, the PWM signal set in the PWM0 to PWM2 registers is output from
each of the PB0 to PB2 pins of the general purpose port B. In the same way, when each bit of PTB0 to PTB2 is set
to “0”, each of the PB0 to PB2 pins are pulled to a “L” level. If the
RESET pin is pulled to a “L” level, the PE bit
(bit D2) of the control register is reset to “0”, this register is reset to “0”, and the PB0 to PB2 pins go to high
impedance.
After the reset state is released, if the a PWM value is set in the PWM0 to PWM2 registers and then the PE bit is set
to “1”, the PB0 to PB2 registers are released from their high impedance state and a PWM waveform is output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com