 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
RF64W 데이터시트(PDF) 67 Page - HOPE Microelectronics CO., Ltd. |
|
|
|||||||||||||||||||||||||||||
RF64W 데이터시트(HTML) 67 Page - HOPE Microelectronics CO., Ltd. |
|
|
67 / 76 page  ADVANCED COMMUNICATIONS & SENSING Page 67 of 76 RF64 Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com 7.3.1. Optimized Receive Cycle The lowest-power Rx cycle is the following: RF64 IDD IDDR 3.0mA typ. IDDFS 1.3mA typ. IDDST 65uA typ. IDDSL 100nA typ. Rx time RF64 can be put in Any other mode Time Wait TS RE Receiver is ready : -RSSI sampling is valid after a 1/Fdev period -Received data is valid Wait TS FS Set RF64 in Rx mode Wait for Receiver settling Wait TS OS Set RF64 in FS mode Wait for PLL settling Set RF64 in Standby mode Wait for XO settling Figure 49: Optimized Rx Cycle Note: If the lock detect indicator is available on an external interrupt pin of the companion uC, it can be used to optimize TS_FS, without having to wait the maximum specified TS_FS. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
