전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8813 데이터시트(PDF) 24 Page - NXP Semiconductors

부품명 PCF8813
상세설명  (67 1) x 102 pixels matrix LCD driver
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8813 데이터시트(HTML) 24 Page - NXP Semiconductors

Back Button PCF8813 Datasheet HTML 20Page - NXP Semiconductors PCF8813 Datasheet HTML 21Page - NXP Semiconductors PCF8813 Datasheet HTML 22Page - NXP Semiconductors PCF8813 Datasheet HTML 23Page - NXP Semiconductors PCF8813 Datasheet HTML 24Page - NXP Semiconductors PCF8813 Datasheet HTML 25Page - NXP Semiconductors PCF8813 Datasheet HTML 26Page - NXP Semiconductors PCF8813 Datasheet HTML 27Page - NXP Semiconductors PCF8813 Datasheet HTML 28Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 72 page
background image
2004 Mar 05
24
Philips Semiconductors
Product specification
(67 + 1)
× 102 pixels matrix LCD driver
PCF8813
10.1.3
START AND STOP CONDITIONS
Both data and clock lines remain HIGH when the bus is not
busy (see Fig.27). A HIGH-to-LOW transition of the data
line, while the clock is HIGH is defined as the START
condition (S). A LOW-to-HIGH transition of the data line
while the clock is HIGH is defined as the STOP
condition (P).
handbook, full pagewidth
MBC622
SDA
SCL
P
STOP condition
SDA
SCL
S
START condition
Fig.27 Definition of start and stop conditions.
10.1.4
ACKNOWLEDGE
Each byte of eight bits is followed by an acknowledge bit
(see Fig.28). The acknowledge bit is a HIGH signal put on
the bus by the transmitter during which time the master
generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an
acknowledge after the reception of each byte. Also a
master receiver must generate an acknowledge after the
reception of each byte that has been clocked out of the
slave transmitter. The device that acknowledges must
pull-down the SDA line during the acknowledge clock
pulse, so that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse (set-up and
hold times must be taken into consideration). A master
receiver must signal an end of data to the transmitter by
not generating an acknowledge on the last byte that has
been clocked out of the slave. In this event the transmitter
must leave the data line HIGH to enable the master to
generate a STOP condition.
handbook, full pagewidth
MBC602
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
SCL FROM
MASTER
Fig.28 Acknowledge on the I2C-bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com