| 전자부품 데이터시트 검색엔진 |
|
DP83821 데이터시트(PDF) 76 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83821 데이터시트(HTML) 76 Page - National Semiconductor (TI) |
|
76 / 86 page ![]() 5.0 DC and AC Specifications (Continued) 76 www.national.com 5.2.5 POR PCI Inactive 5.2.6 PCI Bus Cycles The following table parameters apply to ALL the PCI Bus Cycle Timing Diagrams contained in this section. Number Parameter Min Typ Units 5.2.5.1 VDD stable to EE access VDD indicates the digital supply (AUX power plane, except PCI bus power.) Guaranteed by design. 60 us Number Parameter Min Typ Units 5.2.6.1 Input Setup Time 7 ns 5.2.6.2 Input Hold Time 0 ns 5.2.6.3 Output Valid Delay 2 11 ns 5.2.6.4 Output Float Delay (toff time) 28 ns 5.2.6.5 Input Setup Time for GNTN - point to point 10 ns EESEL VDD T1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |