전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC852T 데이터시트(PDF) 39 Page - Freescale Semiconductor, Inc

부품명 MPC852T
상세설명  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC852T 데이터시트(HTML) 39 Page - Freescale Semiconductor, Inc

Back Button MPC852T Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC852T Datasheet HTML 43Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 80 page
background image
MPC852T Hardware Specifications, Rev. 3.1
Freescale Semiconductor
39
Bus Signal Timing
Table 14 shows the reset timing for the MPC852T.
Table 14. Reset Timing
Num
Characteristic
33 MHz
40 MHz
50 MHz
66 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
J82
CLKOUT to HRESET high impedance (MAX =
0.00 x B1 + 20.00)
20.00
20.00
20.00
20.00
ns
J83
CLKOUT to SRESET high impedance (MAX =
0.00 x B1 + 20.00)
20.00
20.00
20.00
20.00
ns
J84
RSTCONF pulse width (MIN = 17.00 x B1)
515.20
425.00
340.00
257.60
ns
J85
J86
Configuration data to HRESET rising edge set
up time (MIN = 15.00 x B1 + 50.00)
504.50
425.00
350.00
277.30
ns
J87
Configuration data to RSTCONF rising edge set
up time (MIN = 0.00 x B1 + 350.00)
350.00
350.00
350.00
350.00
ns
J88
Configuration data hold time after RSTCONF
negation (MIN = 0.00 x B1 + 0.00)
0.00
0.00
0.00
0.00
ns
J89
Configuration data hold time after HRESET
negation (MIN = 0.00 x B1 + 0.00)
0.00
0.00
0.00
0.00
ns
J90
HRESET and RSTCONF asserted to data out
drive (MAX = 0.00 x B1 + 25.00)
25.00
25.00
25.00
25.00
ns
J91
RSTCONF negated to data out high impedance.
(MAX = 0.00 x B1 + 25.00)
25.00
25.00
25.00
25.00
ns
J92
CLKOUT of last rising edge before chip
three-states HRESET to data out high
impedance. (MAX = 0.00 x B1 + 25.00)
25.00
25.00
25.00
25.00
ns
J93
DSDI, DSCK set up (MIN = 3.00 x B1)
90.90
75.00
60.00
45.50
ns
J94
DSDI, DSCK hold time (MIN = 0.00 x B1 + 0.00)
0.00
0.00
0.00
0.00
ns
J95
SRESET negated to CLKOUT rising edge for
DSDI and DSCK sample (MIN = 8.00 x B1)
242.40
200.00
160.00
121.20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com