전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AX58100LT 데이터시트(PDF) 21 Page - ASIX Electronics Corporation

부품명 AX58100LT
상세설명  EtherCAT Slave Controller
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ASIX [ASIX Electronics Corporation]
홈페이지  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX58100LT 데이터시트(HTML) 21 Page - ASIX Electronics Corporation

Back Button AX58100LT Datasheet HTML 17Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 18Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 19Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 20Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 21Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 22Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 23Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 24Page - ASIX Electronics Corporation AX58100LT Datasheet HTML 25Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 71 page
background image
21
Copyright © 2018-2019 ASIX Electronics Corporation. All rights reserved.
AX58100
EtherCAT Slave Controller
To use AX58100 bridge functionalities, users should define the Bridger Access Configuration parameters in the
first category located at EEPROM offset 0x80. The Category Type must be 0x0001and the Category Data Size
must be 0x0020 so the AX58100 will automatically load the EEPROM Bridger Access Configuration parameters
into the Bridge Access Configuration registers memory area starting at 0x0580 after power-on or reset.
3.2.1
EEPROM Contents Detailed Descriptions
PDI Control (0x00)
Bit
Description
7:0
PDI Control[7:0]
0x00: Interface deactivated (no PDI)
0x04: Digital I/O
0x05: SPI Slave
0x08: 16-bit Asynchronous Local Bus
0x09: 8-bit Asynchronous Local Bus
Others: reserved
ESC Configuration (0x01)
Bit
Description
0
Device emulation enables (control of AL status)
1
Enhanced Link detection all ports
3:2
Reserved
4
Enhanced Link port 0
5
Enhanced Link port 1
6
Enhanced Link port 2
7
Reserved
PDI Configuration (0x02)
Digital I/O
Bit
Description
0
OUTVALID polarity
1
OUTVALID mode
2
Unidirectional/Bidirectional mode
3
Watchdog behavior
5:4
Input DATA is sampled
7:6
Output DATA is updated
SPI Slave
Bit
Description
1:0
SPI mode
3:2
SPI_IRQ output driver/polarity
4
SPI_SEL polarity
5
Data Out sample mode
7:6
Reserved
Asynchronous Local Bus
Bit
Description
1:0
BUSY/RDY driver/polarity
3:2
IRQ driver/polarity
4
BHE/Byte Enable polarity
7:5
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com