 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
M58LT128GS 데이터시트(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M58LT128GS 데이터시트(HTML) 17 Page - STMicroelectronics |
|
|
17 / 98 page  M58LT128GST, M58LT128GSB 3 Bus operations 17/98 3.6 Reset During Reset mode the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at VIL. The power consumption is reduced to the Reset level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to VSS during a Program or Erase, this operation is aborted and the memory content is no longer valid. Table 3. Bus Operations Operation(1) 1. X = Don't care. E G W L RP WAIT(2) 2. WAIT signal polarity is configured using the Set Configuration Register command. DQ15-DQ0 Bus Read VIL VIL VIH VIH VIH Data Output Bus Write VIL VIH VIL VIH VIH Data Input Address Latch VIL VIH X VIL VIH Address Input Output Disable VIL VIH VIH VIH VIH Hi-Z Standby VIH XX X VIH Hi-Z Hi-Z Reset X X X X VIL Hi-Z Hi-Z |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
