AM79C930VCW datasheet(49/161 Pages) AMD

49 / 161 page

P R E L I M I N A R Y

AMD

Am79C930

TXDATA

2 X TSCLK

TGAP2 X TBCLK

+ 2 X TSCLK

TGAP1 X TBCLK

+ 2 X TSCLK

1st

Data Bit

Last

Data Bit

2 X TSCLK

TXS

4 X TSCLK

TSCLK = TCLKIN when

CLKGT20 = 0

TBCLK = TSCLK X 20

TGAP3 X TBCLK

+ 2 X TSCLK

O_TX

TXP_ON

3 X TSCLK

HDB X TBCLK

TX default bit

DRB X TBCLK

TGAP4 X TBCLK

+ 2 X TSCLK

TX default bit

7 X TSCLK

20183B-7

Figure 1. Transmitter Power Ramp Control

The values HDR, DRB, TGAP1, TGAP2, TGAP3, and

TGAP4 are programmable values that are stored in

TCR register locations TCR0, TCR5, and TCR6. All

other timings in the diagram are fixed with the values in-

dicated. The CLKGT20 control bit is located in MIR9[7].

The timing of the five internal signals can be applied to

the external pins

TXCMD, TXPE, and TXMOD in

either of two ways, depending upon the value pro-

grammed into the RCEN bit of TIR11 as shown in the

following table:

Timing Reference

Name

When RCEN=0

When RCEN=1

TXCMD

O_TX

TXPE

TXP_ON

TXMOD

Note that the TXCMD, TXPE, and TXMOD bits of TIR11

may also affect the values of the

TXCMD, TXPE, and

TXMOD pins. See the individual descriptions of these

pins in the

Multi-Function Pin section of this document

for more detail.

The polarity of

TXMOD and TXPE are programmable. A

separate TXCMD signal (inverse polarity to

TXCMD)

is available.

AM79C930VCW 데이터시트(PDF) 49 Page - Advanced Micro Devices

AM79C930VCW 데이터시트(HTML) 49 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL