전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

JS28F256P30T85 데이터시트(PDF) 37 Page - Intel Corporation

부품명 JS28F256P30T85
상세설명  Intel StrataFlash Embedded Memory
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

JS28F256P30T85 데이터시트(HTML) 37 Page - Intel Corporation

Back Button JS28F256P30T85 Datasheet HTML 33Page - Intel Corporation JS28F256P30T85 Datasheet HTML 34Page - Intel Corporation JS28F256P30T85 Datasheet HTML 35Page - Intel Corporation JS28F256P30T85 Datasheet HTML 36Page - Intel Corporation JS28F256P30T85 Datasheet HTML 37Page - Intel Corporation JS28F256P30T85 Datasheet HTML 38Page - Intel Corporation JS28F256P30T85 Datasheet HTML 39Page - Intel Corporation JS28F256P30T85 Datasheet HTML 40Page - Intel Corporation JS28F256P30T85 Datasheet HTML 41Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 102 page
background image
1-Gbit P30 Family
Datasheet
Intel StrataFlash® Embedded Memory (P30)
April 2005
Order Number: 306666, Revision: 001
37
R101
tAVVH
Address setup to ADV# high
10
-
ns
1
R102
tELVH
CE# low to ADV# high
10
-
ns
R103
tVLQV
ADV# low to output valid
Vcc = 1.8 V
– 2.0 V
-85
ns
Vcc = 1.7 V
– 2.0 V
-88
R104
tVLVH
ADV# pulse width low
10
-
ns
R105
tVHVL
ADV# pulse width high
10
-
ns
R106
tVHAX
Address hold from ADV# high
9
-
ns
1,4
R108
tAPA
Page address access
-
25
ns
1
R111
tphvh
RST# high to ADV# high
30
-
ns
Clock Specifications
R200
fCLK
CLK frequency
-
40
MHz
1,3,6
R201
tCLK
CLK period
25
-
ns
R202
tCH/CL
CLK high/low time
5
-
ns
R203
tFCLK/RCLK
CLK fall/rise time
-
3
ns
Synchronous Specifications
R301
tAVCH/L
Address setup to CLK
9
-
ns
1
R302
tVLCH/L
ADV# low setup to CLK
9
-
ns
R303
tELCH/L
CE# low setup to CLK
9
-
ns
R304
tCHQV / tCLQV
CLK to output valid
-
20
ns
R305
tCHQX
Output hold from CLK
3
-
ns
1,5
R306
tCHAX
Address hold from CLK
10
-
ns
1,4,5
R307
tCHTV
CLK to WAIT valid
-
20
ns
1,5
R311
tCHVL
CLK Valid to ADV# Setup
3
-
ns
1
R312
tCHTX
WAIT Hold from CLK
3
-
ns
1,5
NOTES:
1.
See Figure 13, “AC Input/Output Reference Waveform” on page 33 for timing measurements and max allowable input
slew rate.
2.
OE# may be delayed by up to tELQV – tGLQV after CE#’s falling edge without impact to tELQV.
3.
Sampled, not 100% tested.
4.
Address hold in synchronous burst mode is tCHAX or tVHAX, whichever timing specification is satisfied first.
5.
Applies only to subsequent synchronous reads.
6.
See your local Intel representative for designs requiring higher than 40 MHz synchronous operation.
Table 17.
AC Read Specifications for 256/512-Mbit and 1-Gbit Densities (Sheet 2 of 2)
Num
Symbol
Parameter
Speed
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com