PCF8564A datasheet(12/65 Pages) NXP

12 / 65 page

PCF85063A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 30 March 2018

12 of 65

NXP Semiconductors

PCF85063A

Tiny Real-Time Clock/calendar with alarm function and I2C-bus

8.2.1.3

Software reset

A reset is automatically generated at power-on. There is a low probability that some

devices will have corruption of the registers after the automatic power-on reset if the

device is powered up with a residual VDD level. It is required that the VDD starts at zero

volts at power up or upon power cycling to ensure that there is no corruption of the

registers. If this is not possible, a reset must be initiated after power-up (i.e. when power is

stable) with the software reset command. Software reset command means setting bits 6,

4, and 3 in register Control_1 (00h) logic 1 and all other bits logic 0 by sending the bit

sequence 01011000 (58h), see Figure 8.

In reset state, all registers are set according to Table 8 and the address pointer returns to

address 00h.

After sending the software reset command, it is recommended to re-initialize the interface by a STOP and START.

Fig 8.

Software reset command

Table 8.

Registers reset values

Address

Bit

00h

Control_1

00000000

01h

Control_2

00000000

02h

Offset

00000000

03h

RAM_byte

00000000

04h

Seconds

10000000

05h

Minutes

00000000

06h

Hours

00000000

07h

Days

00000001

08h

Weekdays

00000110

09h

Months

00000001

0Ah

Years

00000000

0Bh

Second_alarm

10000000

0Ch

Minute_alarm

10000000

0Dh

Hour_alarm

10000000

0Eh

Day_alarm

10000000

PCF8564A 데이터시트(PDF) 12 Page - NXP Semiconductors

PCF8564A 데이터시트(HTML) 12 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

데이터시트 다운로드

링크 URL