CS4210 datasheet(44/102 Pages) NSC

44 / 102 page

www.national.com

Revision 1.0

Index 10h

Base Address Register 0 (BAR0)

This register specifies the base address of a contiguous memory space in the PCI memory space of the host. This memory space is

assigned to the configuration and operational registers defined by the OHCI specification. The registers designated as the CS4210 Con-

figuration Registers (listed in Section 4.4 "OHCI Configuration Registers" on page 48) are directly mapped into the first 2 KB of this

memory space.

32:11

Base Address 0

R/W

00h

Base Memory Address: For accessing the configuration registers defined

by the CS4210. A 2 KB address range is used.

10:4

RSVD

Reserved

Prefetchable

Pre-fetchable: 0 indicates the memory is not pre-fetchable.

2:1

Target Pointer: 00 indicates the base register is 32 bits wide and can be

placed anywhere in the 32-bit memory space.

0IND

Index: 0 indicates the CS4210 configuration registers are mapped into

memory space of the host system.

Index 14h

Base Address Register 1 (BAR1)

This register specifies the base address of a contiguous memory space in the PCI memory space of the host. This memory space is

assigned to the operational registers defined by National (listed in Section 4.5 "National (NSC) Specific Configuration Registers" on

page 89). These registers are mapped into the first 2 KB of this memory space.

32:11

Base Address 0

R/W

00h

Base Memory Address: For accessing the vendor defined registers in the

CS4210. A 2 KB address range is used.

10:4

RSVD

Reserved

Prefetchable

Pre-fetchable: 0 indicates the memory is not pre-fetchable.

2:1

Target Pointer: 00 indicates the base register is 32 bits wide and can be

placed anywhere in the 32-bit memory space.

0IND

Index: 0 indicates the CS4210 configuration registers are mapped into

memory space of the host system.

Index 18h-2Bh

Reserved

Index 2Ch

Subsystem Vendor Identification Register

15:0

Subsys Vend ID

See Note

Subsystem Vendor Identification: This register identifies the vendor of

the subsystem that contains this OpenHCI function. The ID is assigned by

the PCI SIG and is loaded from the serial ROM after power-up reset. This

from PCI.

Note:

The reset value must be set in the serial EEPROM to the vendor identification number assigned by the PCI SIG.

Index 2Eh

Subsystem Identification Register

15:0

Subsys ID

See Note

Subsystem Identification: This register identifies the subsystem that con-

tains this OpenHCI function. The ID is assigned by the vendor and is loaded

from the serial ROM after power-up reset. This register can be accessed

through NSC register space but cannot be written from PCI

Note:

The reset value must be set in serial EEPROM to a unique number chosen by the user to represent this PCI device implemen-

tation.

Index 30h-33h

Reserved

Table 4-6. PCI Configuration Register Definitions

Bit

Name

Access

Reset

Description

CS4210 데이터시트(PDF) 44 Page - National Semiconductor (TI)

CS4210 데이터시트(HTML) 44 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL