전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9546/PCBZ 데이터시트(PDF) 21 Page - Analog Devices

부품명 AD9546/PCBZ
상세설명  Dual DPLL Digitized Clock Synchronizer
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9546/PCBZ 데이터시트(HTML) 21 Page - Analog Devices

Back Button AD9546/PCBZ Datasheet HTML 17Page - Analog Devices AD9546/PCBZ Datasheet HTML 18Page - Analog Devices AD9546/PCBZ Datasheet HTML 19Page - Analog Devices AD9546/PCBZ Datasheet HTML 20Page - Analog Devices AD9546/PCBZ Datasheet HTML 21Page - Analog Devices AD9546/PCBZ Datasheet HTML 22Page - Analog Devices AD9546/PCBZ Datasheet HTML 23Page - Analog Devices AD9546/PCBZ Datasheet HTML 24Page - Analog Devices AD9546/PCBZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 205 page
background image
Data Sheet
AD9546
Rev. 0 | Page 21 of 205
DPLL0 AND DPLL1 SPECIFICATIONS
Table 15.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DPLL
Digital Phase Detector (DPD)
Input Frequency Range
1
2 × 105
Hz
Loop Filter
Profile 0
Bandwidth
0.0001
1850
Hz
Programmable design parameter; (fPFD/bandwidth) ≥ 20
Phase Margin
70
Degrees
Closed-Loop Peaking
1.1
dB
Profile 1
Bandwidth
0.0001
305
Hz
Programmable design parameter; (fPFD/bandwidth) ≥ 20
Phase Margin
88.5
Degrees
Closed-Loop Peaking
0.1
dB
In accordance with Telcordia GR-253 jitter transfer specifications
DPLL NCO DIVISION RATIO
These specifications cover limitations on the freerun tuning word
(FTW0) of DPLLx; the AD9546 evaluation software frequency
planning wizard sets these values automatically for the user, and
the AD9546 evaluation software is available for download from
the AD9546 product page at www.analog.com/AD9546; NCO
division = 248/FTW0, which takes the form of INT.FRAC, where INT
is the integer portion, and FRAC is the fractional portion
NCO Integer
7
13
This is the integer portion of NCO division
NCO Fraction
0.05
0.95
This is the fractional portion of NCO division
DPLL LOCK DETECTION SPECIFICATIONS
Table 16.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PHASE LOCK DETECTOR
Threshold Programming Range
10
224 − 1
ps
Threshold Resolution
1
ps
FREQUENCY LOCK DETECTOR
Threshold Programming Range
10
224 − 1
ps
Threshold Resolution
1
ps
PHASE STEP DETECTOR
Threshold Programming Range
100
232 − 1
ps
Setting this value too low causes false triggers
Threshold Resolution
1
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com