 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MCIMX503CVM8B 데이터시트(PDF) 70 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MCIMX503CVM8B 데이터시트(HTML) 70 Page - NXP Semiconductors |
|
|
70 / 136 page  i.MX50 Applications Processors for Consumer Products, Rev. 7 Electrical Characteristics Freescale Semiconductor 70 4.8.2 DRAM Command and Address Output Timing—LPDDR2 The following diagrams and tables specify the timings related to the address and command pins, which interface LPDDR2 memory devices. Table 46. EMI Command/Address AC Timing ID Description Symbol Min Max Unit DDR1 CK cycle time tCK 3.75 — ns DDR2 CK high level width tCH 0.48 tCK 0.52 tCK ns DDR3 CK low level width tCL 0.48 tCK 0.52 tCK ns DDR4 Control output setup time tIS 0.5 tCK - 0.3 —ns DDR5 Control output hold time tIH 0.5 tCK - 0.3 —ns DDR6 CK >= 200 MHz Address output setup time tIS 0.5 tCK - 1.3 —ns DDR7 CK >= 200 MHz Address output hold time tIH 0.5 tCK - 1.3 —ns DDR6 CK < 200 MHz Address output setup time tIS 1 — ns DDR7 CK < 200 MHz Address output hold time tIH 1 — ns Figure 29. DRAM Command/Address Output Timing—LPDDR2 DRAM_SDCLK DRAM_SDCLK_B DRAM_CS0 DRAM_A[9:0] DDR1 DDR2 DDR3 DDR4 DDR5 rise fall DDR6 DDR7 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
