MCIMX503CVM8B datasheet(91/136 Pages) NXP

91 / 136 page

Electrical Characteristics

i.MX50 Applications Processors for Consumer Products, Rev. 7

Freescale Semiconductor

NOTE

•

All the timings for the SSI are given for a non-inverted serial clock

polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync

(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have

been inverted, all the timing remains valid by inverting the clock signal

STCK/SRCK and/or the frame sync STFS/SRFS shown in both the

tables and figures.

•

All timings are on Audiomux Pads when SSI is being used for data

transfer.

•

The terms WL and BL refer to word length (WL) and bit length (BL).

•

Tx and Rx refer to the transmit and receive sections of the SSI.

•

For internal frame sync operation using external clock, the FS timing is

same as that of Tx Data (for example, during AC97 mode of operation).

SS17

(Tx) CK high to STXD high/low

—

15.0

SS18

(Tx) CK high to STXD high impedance

—

15.0

SS19

STXD rise/fall time

—

6.0

Synchronous Internal Clock Operation

SS42

SRXD setup before (Tx) CK falling

10.0

—

SS43

SRXD hold after (Tx) CK falling

0.0

—

SS52

—

25.0

Table 66. SSI Transmitter Timing with Internal Clock (continued)

Parameter

Min

Max

Unit

MCIMX503CVM8B 데이터시트(PDF) 91 Page - NXP Semiconductors

MCIMX503CVM8B 데이터시트(HTML) 91 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL