| 전자부품 데이터시트 검색엔진 |
|
STM32WB15CC 데이터시트(PDF) 113 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB15CC 데이터시트(HTML) 113 Page - STMicroelectronics |
|
113 / 127 page ![]() DS13258 Rev 4 113/127 STM32WB15CC Electrical characteristics 115 Figure 24. SPI timing diagram - Slave mode and CPHA = 0 tsu(MI) Data input setup time Master mode 6.5 - - ns tsu(SI) Slave mode 1.5 - - th(MI) Data input hold time Master mode 4.5 - - th(SI) Slave mode 1.5 - - ta(SO) Data output access time Slave mode 9- 34 tdis(SO) Data output disable time 9 - 16 tv(SO) Data output valid time Slave mode 2.7 < VDD < 3.6 V - 10.5 13 Slave mode 1.71 < VDD < 3.6 V - 10.5 20.5 tv(MO) Master mode (after enable edge) - 2.5 3.0 th(SO) Data output hold time Slave mode (after enable edge) 8 - - th(MO) Master mode (after enable edge) 1.0 - - 1. Evaluated by characterization, not tested in production. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI), which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50 %. Table 80. SPI characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit (SI) MSB IN BIT1 IN LSB IN BIT6 OUT MSB OUT LSB OUT NSS input MOSI INPUT MISO OUTPUT (SI) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |