| 전자부품 데이터시트 검색엔진 |
|
STM32WB15CC 데이터시트(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB15CC 데이터시트(HTML) 27 Page - STMicroelectronics |
|
27 / 127 page ![]() DS13258 Rev 4 27/127 STM32WB15CC Functional overview 45 The system clock after wakeup is 16 MHz, derived from the HSI16. This low power mode is not selectable for Radio activity. Shutdown The Shutdown mode allows to achieve the ultimate lowest power consumption. The internal regulator is switched off so that the VCORE domain is powered off. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported. SRAM1, SRAM2a, SRAM2b and register contents are lost except for registers in the Backup domain. The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper). The system clock after wakeup is 4 MHz, derived from the MSI. This low-power mode is not selectable for Radio activity. When the RF subsystem is active, it changes the power state according to its needs (Run, Stop, Standby). This operation is transparent for the CPU1 host application and managed by a dedicated HW state machine. At any given time the effective power state reached is the higher one needed by both the CPU1 and RF sub-system. Table 6 summarizes the peripheral features over all available modes. Wakeup capability is detailed in gray cells. Table 6. Functionalities depending on system operating mode(1) Peripheral Stop0 Stop1 Standby Shutdow - - - - CPU1 Y - Y - - -- -- -- -- CPU2 Y - Y - - -- -- -- -- Radio-system (BLE) Y Y - - - Y- Y- -- -- Flash memory Y Y O O R -R -R -R -R SRAM1 Y O(2) YO(2) R -R -O(2) -- -- SRAM2a Y O(2) YO(2) R -R -O(2) -- -- SRAM2b Y O(2) YO(2) R -R -O(2) -- -- Backup registers Y Y Y Y R -R -R -R -R Brown-out reset (BOR) Y Y Y Y Y YY YY Y- -- Brown-out SMPS force bypass (BOR) Y YYY Y Y- -- -- -- Programmable voltage detector (PVD) OO O O O OO O- -- -- |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |