| 전자부품 데이터시트 검색엔진 |
|
DS0147 데이터시트(PDF) 66 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DS0147 데이터시트(HTML) 66 Page - Microchip Technology |
|
66 / 128 page ![]() Unit VDD = 1.05 V –1 VDD = 1.05 V STD VDD= 1.0 V –1 VDD= 1.0 V ST- D Bridging S- ource Total I/O B- anks Device ps 85 125 85 125 NNW 1 3 MPF500T ps 220 300 220 300 NNE 2 3 1. NNW source designates bridging that originates from the North West Corner or PIOs inside I/O bank 0 (the most western I/O bank at the north edge). 2. NNE source designates bridging that originates from the North East Corner or PIOs inside I/O bank 1 (the most eastern I/O bank at the north edge). 6.3.2 PLL The following table describes PLL. Table 74 • PLL Electrical Characteristics Condition Unit Max Typ Min Symbol Parameter MHz 1250 1 FINI Input clock fre- quency (integer mode) MHz 1250 10 FINF Input clock fre- quency (fraction- al mode) ps 200 FINPULSE Minimum refer- ence or feed- back pulse width 1 MHz 312 1 FPHDETI Frequency at the Frequency Phase Detector (PFD) (integer mode) MHz 225 10 FPHDETF Frequency at the PFD (frac- tional mode) % 75 25 FINDUTY Allowable input duty cycle ps 1000 120 FMAXINJ Maximum input period clock jit- ter (reference and feedback clocks) 2 MHz 5000 800 FVCO PLL VCO fre- quency MHz FPHDET/30 FPHDET/44 FPHDET/55 FBW Loop bandwidth (Int) 3 62 Microsemi Proprietary and Confidential. DS0147 Revision 1.0 AC Switching Characteristics |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |