전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DS0147 데이터시트(PDF) 68 Page - Microchip Technology

부품명 DS0147
상세설명  PolarFire SoC Advanced Datasheet
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DS0147 데이터시트(HTML) 68 Page - Microchip Technology

Back Button DS0147 Datasheet HTML 64Page - Microchip Technology DS0147 Datasheet HTML 65Page - Microchip Technology DS0147 Datasheet HTML 66Page - Microchip Technology DS0147 Datasheet HTML 67Page - Microchip Technology DS0147 Datasheet HTML 68Page - Microchip Technology DS0147 Datasheet HTML 69Page - Microchip Technology DS0147 Datasheet HTML 70Page - Microchip Technology DS0147 Datasheet HTML 71Page - Microchip Technology DS0147 Datasheet HTML 72Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 128 page
background image
10. Period jitter is measured at the output of the device using HSUL12 output buffers and includes the jitter
effects of the reference clock source, PLL, clock routing networks, and output buffer. PLL is configured
with internal feedback enabled and in integer mode. FPGA fabric is active during testing (75% utilization).
Note: In order to meet all datasheet specifications, the PLL must be programmed such that the PLL Loop
Bandwidth < (0.0017 * VCO Frequency) – 0.4863 MHz. The Libero PLL configuration tool will enforce this
rule when creating PLL configurations.
6.3.3
DLL
The following table provides information about DLL.
Table 75 • DLL Electrical Characteristics
Unit
Max
Typ
Min
Symbol
Parameter
1
MHz
800
133
FINF
Input reference
clock frequency
MHz
800
133
FINFDBF
Input feedback
clock frequency
MHz
800
133
FOUTPF
Primary output
clock frequency
MHz
800
33.3
FOUTSF
Secondary output
clock frequency
2
ps
200
FINJ
Input clock cycle-
to-cycle jitter
ps
Max (250 ps, 15%
of clock period)
TOUTJITTERCC
Output clock cycle-
to-cycle jitter (with
clean input clock)
ps
Max (300 ps, 20%
of clock period)
TOUTJITTERP
Output clock period
jitter (with clean in-
put clock)
ps
±150
TSKEW
Output clock-to-
clock skew be-
tween two outputs
with the same
phase settings
Reference clock cy-
cles
16K
16
TLOCK
DLL lock time
ns
3
TMRPW
Minimum reset
pulse width
ns
20
TMIPW
Minimum input
pulse width
3
ps
400
TMPWH
Minimum input
clock pulse width
high
ps
400
TMPWL
Minimum input
clock pulse width
low
64
Microsemi Proprietary and Confidential. DS0147 Revision 1.0
AC Switching Characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com