| 전자부품 데이터시트 검색엔진 |
|
CC1020-RTR1 데이터시트(PDF) 40 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC1020-RTR1 데이터시트(HTML) 40 Page - Texas Instruments |
|
40 / 91 page ![]() CC1020 SWRS046 Page 40 of 92 CS_LEVEL[4:0] must be changed accordingly to maintain the same absolute carrier sense threshold. See Figure 18 for an explanation of the relationship between RSSI, AGC and carrier sense settings. The carrier sense signal can be read as the CARRIER_SENSE bit in the STATUS register. The carrier sense signal can also be made available at the LOCK pin by setting LOCK_SELECT[3:0] = 0100 in the LOCK register. 12.12. Automatic Power-up Sequencing CC1020 has a built-in automatic power-up sequencing state machine. By setting the CC1020 into this mode, the receiver can be powered-up automatically by a wake-up signal and will then check for a carrier signal (carrier sense). If carrier sense is not detected, it returns to power-down mode. A flow chart for automatic power-up sequencing is shown in Figure 19. The automatic power-up sequencing mode is selected when PD_MODE[1:0] = 11 in the MAIN register. When the automatic power-up sequencing mode is selected, the functionality of the MAIN register is changed and used to control the sequencing. By setting SEQ_PD = 1 in the MAIN register, CC1020 is set in power down mode. If SEQ_PSEL = 1 in the SEQUENCING register the automatic power-up sequence is initiated by a negative transition on the PSEL pin. If SEQ_PSEL = 0 in the SEQUENCING register, then the automatic power-up sequence is initiated by a negative transition on the DIO pin (as long as SEP_DI_DO = 1 in the INTERFACE register). Sequence timing is controlled through RX_WAIT[2:0] and CS_WAIT[3:0] in the SEQUENCING register. VCO and PLL calibration can also be done automatically as a part of the sequence. This is controlled through SEQ_CAL[1:0] in the MAIN register. Calibration can be done every time, every 16 th sequence, every 256 th sequence, or never. See the register description for details. A description of when to do, and how the VCO and PLL self-calibration is done, is given in section 15.2 on page 51. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |