전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L9960 데이터시트(PDF) 74 Page - STMicroelectronics

부품명 L9960
상세설명  Automotive Single/Dual H-Bridge, SPI programmable DC Brushed Motor Driver
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9960 데이터시트(HTML) 74 Page - STMicroelectronics

Back Button L9960 Datasheet HTML 70Page - STMicroelectronics L9960 Datasheet HTML 71Page - STMicroelectronics L9960 Datasheet HTML 72Page - STMicroelectronics L9960 Datasheet HTML 73Page - STMicroelectronics L9960 Datasheet HTML 74Page - STMicroelectronics L9960 Datasheet HTML 75Page - STMicroelectronics L9960 Datasheet HTML 76Page - STMicroelectronics L9960 Datasheet HTML 77Page - STMicroelectronics L9960 Datasheet HTML 78Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 95 page
background image
Functional description
L9960, L9960T
74/95
DS11115 Rev 10
4.9.1
Protocol description
Transfer format uses 16 bits word in case of single device configuration and multiple of 16
bits word in case of daisy chain configuration (number of devices in the daisy chain is not
limited).
A command sent by the µcontroller during transfer N is answered during transfer N+1.
Figure 33. SPI SDO update at 2nd SPI command
SDO is clocked on SCLK rising edge.
Figure 34. SPI SDO is clocked on SCLK rising edge
SDI is sampled on falling edge.
When NCS = '1' and during Reset, any signals at the SCLK and SDI pins have to be
ignored, and SDO remains in a high impedance state. Otherwise, the SPI interface is
always active.
SCLK is guaranteed to be at '0' when NCS rises and falls (guaranteed by application).
At each rising edge of the clock pulse after NCS goes low, the response word is serially
shifted out on the SDO pin.
At each falling edge of the clock pulse (after NCS goes low) the new control word is serially
shifted in on the SDI pin. The SPI command bits are decoded to determine the destination
address for the data bits. After the 16th (or multiple of 16, for daisy chains) clock cycle, at
the next NCS low to high transition, the SPI shift register data bits are transferred into the
latch whose address was decoded from the SPI shift register command bits.
A command is executed after 16 SCLK cycles (or a multiple of 16) and NCS goes high.
In case of "no SCLK edge" when NCS = '0', the transfer is considered as valid: no error is
returned to the µcontroller. The answer of last command is sent during next transfer.
Figure 35. In case of no SCLK edge when NCS=0
Command N
Command N+1
NCS
SDI
SDO
Answer to cmd N
Answer to cmd N -1
GAPGPS02363
MSB
SCLK
NCS
LSB
14
13
...
...
SDO
GAPGPS02364
Command N
Command N+1
NCS
SCLK
SDO
Answer to cmd N
Answer to cmd N -1
GAPGPS02365



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com