 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
FDA903D 데이터시트(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
FDA903D 데이터시트(HTML) 62 Page - STMicroelectronics |
|
|
62 / 82 page  I2C bus interface FDA903D 62/82 DocID031502 Rev 2 14.7 I2C timing This paragraph describes more in detail the I2C bus protocol used and its timings. Please refer to Table 12 and Figure 73 below. Figure 73. I2C bus interface timing Table 12. I2C bus interface timing Symbol Parameter Min Max Unit Fscl SCL (clock line) frequency - 400 kHz Tscl SCL period 2500 - ns Tsclh SCL high time 0.6 - μs Tscll SCL low time 1.3 - μs Tsstart Setup time for start condition 0.6 - μs Thstart Hold time for start condition 0.6 - μs Tsstop Setup time for stop condition 0.6 - μs Tbuf Bus free time between a stop and a start condition 1.3 - μs Tssda Setup time for data line 100 - ns Thsda Hold time for data line 0(1) 1. Device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. -ns Tf Fall time for SCL and SDA - 300 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
