| 전자부품 데이터시트 검색엔진 |
|
ADV7321 데이터시트(PDF) 76 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7321 데이터시트(HTML) 76 Page - Analog Devices |
|
76 / 88 page ![]() ADV7320/ADV7321 Rev. 0 | Page 76 of 88 MODE 1—SLAVE OPTION (TIMING REGISTER 0 TR0 = X X X X X 0 1 0) In this mode, the ADV7320/ADV7321 accept horizontal sync and odd/even field signals. When HSYNC is low, a transition of the field input indicates a new frame, i.e., vertical retrace. The BLANK signal is optional. When the BLANK input is disabled, ADV7320/ADV7321 automatically blank all normally blank lines as per CCIR-624. HSYNC, BLANK, and FIELD are input on S_HSYNC, S_BLANK, and S_VSYNC. 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 283 284 285 ODD FIELD EVEN FIELD DISPLAY DISPLAY VERTICAL BLANK 522 523 524 525 59 10 11 20 21 22 DISPLAY DISPLAY VERTICAL BLANK ODD FIELD EVEN FIELD FIELD FIELD HSYNC BLANK HSYNC BLANK 7 6 4 3 2 1 8 Figure 113. SD Slave Mode 1 (NTSC) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |