ADV7321 datasheet(79/88 Pages) AD

79 / 88 page

ADV7320/ADV7321

Rev. 0 | Page 79 of 88

MODE 2—MASTER OPTION

(TIMING REGISTER 0 TR0 = X X X X X 1 0 1)

In this mode, the ADV7320/ADV7321 can generate horizontal

and vertical sync signals. A coincident low transition of both

HSYNC and VSYNC inputs indicates the start of an odd field.

A VSYNC low transition when HSYNC is high indicates the

start of an even field. The BLANK signal is optional. When the

BLANK input is disabled, the ADV7320/ADV7321

automatically blank all normally blank lines as per CCIR-624.

HSYNC, BLANK, and VSYNC are output on S_HSYNC,

S_BLANK, and S_VSYNC, respectively.

PIXEL

DATA

HSYNC

BLANK

VSYNC

PAL = 12

× CLOCK/2

NTSC = 16

× CLOCK/2

PAL = 132

× CLOCK/2

NTSC = 122

× CLOCK/2

Figure 118. SD Timing Mode 2 Even-to-Odd Field Transition Master/Slave

PIXEL

DATA

HSYNC

BLANK

VSYNC

PAL = 12

× CLOCK/2

NTSC = 16

× CLOCK/2

PAL = 132

× CLOCK/2

NTSC = 122

× CLOCK/2

PAL = 864

× CLOCK/2

NTSC = 858

× CLOCK/2

Figure 119. SD Timing Mode 2 Odd-to-Even Field Transition

ADV7321 데이터시트(PDF) 79 Page - Analog Devices

ADV7321 데이터시트(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

데이터시트 다운로드

링크 URL