전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STM32U545NET3QTR 데이터시트(PDF) 137 Page - STMicroelectronics

부품명 STM32U545NET3QTR
상세설명  Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, 512 KB flash memory, 274 KB SRAM, crypto
PDF  283 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U545NET3QTR 데이터시트(HTML) 137 Page - STMicroelectronics

Back Button STM32U545NET3QTR Datasheet HTML 133Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 134Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 135Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 136Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 137Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 138Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 139Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 140Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 141Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 283 page
background image
DS14216 Rev 1
137/283
STM32U545xx
Electrical characteristics
258
5.3.2
Operating conditions at power-up/power-down
The parameters given in the table below are derived from tests performed under the
ambient temperature condition summarized in Table 33.
5.3.3
Embedded reset and power control block characteristics
The parameters given in the table below are derived from tests performed under the
ambient temperature conditions summarized in Table 33.
6. The I/Os powered by VSW are:
- PC13, PC14, PC15 when VDD is present.
- PC13, PC14, PC15, and all FT_t I/Os in VBAT mode.
7. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJ max.
Table 34. Operating conditions at power-up/power-down
Symbol
Parameter
Conditions
Min
Max
Unit
tVDD
VDD rise-time rate
-
0
∞
µs/V
VDD fall-time rate
ULPMEN = 0 (default value)
20
∞
Standby mode, BOR level 0 selected
with ULPMEN = 1
250
∞
ms/V
Table 35. Embedded reset and power control block characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tRSTTEMPO(2)
Reset temporization after BOR0 is
detected
VDD rising
-
-
900
μs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com