| 전자부품 데이터시트 검색엔진 |
|
STM32U545NET3QTR 데이터시트(PDF) 244 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U545NET3QTR 데이터시트(HTML) 244 Page - STMicroelectronics |
|
244 / 283 page ![]() Electrical characteristics STM32U545xx 244/283 DS14216 Rev 1 5.3.29 DCMI characteristics Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage summarized in Table 33, with the following configuration: • Output speed set to OSPEEDRy[1:0] = 10 • DCMI_PIXCLK polarity: falling • DCMI_VSYNC and DCMI_HSYNC polarity: high • Data formats: 14 bits • Capacitive load CL = 30 pF • Measurement points done at 0.5 × VDD level • I/O compensation cell activated • HSLV activated when VDD ≤ 2.7 V • Voltage scaling range 1 Figure 48. DCMI timing diagram Table 120. DCMI characteristics(1) Symbol Parameter Min Max Unit - Frequency ratio DCMI_PIXCLK/fHCLK -0.4 - DCMI_PIXCLK Pixel clock input - 64 MHz DPIXEL Pixel clock input duty cycle 30 70 % tsu(DATA) Data input setup time 2 - ns th(DATA) Data hold time 1 - tsu(HSYNC) tsu(VSYNC) DCMI_HSYNC and DCMI_VSYNC input setup times 2 - th(HSYNC) th(VSYNC) DCMI_HSYNC and DCMI_VSYNC input hold times 1 - 1. Evaluated by characterization. Not tested in production. MS32414V2 DCMI_PIXCLK tsu(VSYNC) tsu(HSYNC) DCMI_HSYNC DCMI_VSYNC DATA[0:13] 1/DCMI_PIXCLK th(HSYNC) th(HSYNC) tsu(DATA) th(DATA) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |