ST72361 datasheet(66/224 Pages) STMICROELECTRONICS

66 / 224 page

ST72361

66/224

PWM AUTO-RELOAD TIMER (Cont’d)

Input Capture Function

Input Capture mode allows the measurement of

external signal pulse widths through ARTICRx

registers.

Each input capture can generate an interrupt inde-

pendently on a selected input signal transition.

This event is flagged by a set of the corresponding

CFx bits of the Input Capture Control/Status regis-

ter (ARTICCSR).

These

input

capture

interrupts

are

enabled

through the CIEx bits of the ARTICCSR register.

The active transition (falling or rising edge) is soft-

ware programmable through the CSx bits of the

ARTICCSR register.

The read only input capture registers (ARTICRx)

are used to latch the auto-reload counter value

when a transition is detected on the ARTICx pin

(CFx bit set in ARTICCSR register). After fetching

the interrupt vector, the CFx flags can be read to

identify the interrupt source.

Note: After a capture detection, data transfer in

the ARTICRx register is inhibited until the next

read (clearing the CFx bit).

The timer interrupt remains pending while the CFx

flag is set when the interrupt is enabled (CIEx bit

set). This means, the ARTICRx register has to be

read at each capture event to clear the CFx flag.

The timing resolution is given by auto-reload coun-

ter cycle time (1/fCOUNTER).

Note: During HALT mode, input capture is inhibit-

ed (the ARTICRx is never reloaded) and only the

external interrupt capability can be used.

Note: The ARTICx signal is synchronized on CPU

clock. It takes two rising edges until ARTICRx is

latched with the counter value. Depending on the

prescaler value and the time when the ICAP event

occurs, the value loaded in the ARTICRx register

may be different.

If the counter is clocked with the CPU clock, the

value latched in ARTICRx is always the next coun-

ter value after the event on ARTICx occurred (Fig-

ure 45).

If the counter clock is prescaled, it depends on the

position of the ARTICx event within the counter cy-

cle (Figure 46).

Figure 45. Input Capture Timing Diagram, fCOUNTER = fCPU

04h

COUNTER

01h

fCOUNTER

xxh

02h

03h

05h

06h

07h

05h

ARTICx PIN

CFx FLAG

ICAP SAMPLED

INTERRUPT

fCPU

ICAP SAMPLED

ST72361 데이터시트(PDF) 66 Page - STMicroelectronics

ST72361 데이터시트(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL