ST72361 datasheet(35/224 Pages) STMICROELECTRONICS

35 / 224 page

ST72361

35/224

INTERRUPTS (Cont’d)

7.6 EXTERNAL INTERRUPTS

7.6.1 I/O Port Interrupt Sensitivity

The external interrupt sensitivity is controlled by

the ISxx bits in the EICR register (Figure 21). This

control allows up to four fully independent external

interrupt source sensitivities.

Each external interrupt source can be generated

on four (or five) different events on the pin:

■ Falling edge

■ Rising edge

■ Falling and rising edge

■ Falling edge and low level

To guarantee correct functionality, the sensitivity

bits in the EICR register can be modified only

when the I1 and I0 bits of the CC register are both

set to 1 (level 3). This means that interrupts must

be disabled before changing sensitivity.

The pending interrupts are cleared by writing a dif-

ferent value in the ISx[1:0] of the EICR.

Figure 21. External Interrupt Control Bits

IS10

IS11

EICR

SENSITIVITY

CONTROL

PBOR.0

PBDDR.0

PB0

ei1 INTERRUPT SOURCE

PORT B [5:0] INTERRUPTS

PB0

PB1

PB2

PB3

IS20

IS21

EICR

SENSITIVITY

CONTROL

PCOR.7

PCDDR.7

PC1

ei2 INTERRUPT SOURCE

PORT C [2:1] INTERRUPTS

PC1

PC2

IS00

IS01

EICR

SENSITIVITY

CONTROL

PAOR.0

PADDR.0

PA0

ei0 INTERRUPT SOURCE

PORT A [7:0] INTERRUPTS

PA0

PA1

PA2

PA3

PA4

PA5

PA6

PA7

/ AWUPR

AWUFH

Oscillator

To Timer Input Capture 1

PB4

PB5

IS30

IS31

EICR

SENSITIVITY

CONTROL

PDOR.0

PDDDR.0

PD0

ei3 INTERRUPT SOURCE

PORT D [7:6, 4, 1:0] INTERRUPTS

PD0

PD1

PD4

PD6

PD7

ST72361 데이터시트(PDF) 35 Page - STMicroelectronics

ST72361 데이터시트(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL