ST72361 datasheet(210/224 Pages) STMICROELECTRONICS

210 / 224 page

ST72361

210/224

14 DEVICE CONFIGURATION AND ORDERING INFORMATION

Each device is available for production in user pro-

grammable versions (FLASH) as well as in factory

coded versions (ROM/FASTROM).

ST72361 devices are ROM versions. ST72P361

devices are Factory Advanced Service Technique

ROM (FASTROM) versions: They are factory-pro-

grammed HDFlash devices.

ST72F361 FLASH devices are shipped to custom-

ers with a default content (FFh), while ROM facto-

ry coded parts contain the code supplied by the

customer. This implies that FLASH devices have

to be configured by the customer using the Option

Bytes while the ROM devices are factory-config-

ured.

14.1 FLASH OPTION BYTES

The option bytes allows the hardware configura-

tion of the microcontroller to be selected. They

have no address in the memory map and can be

accessed only in programming mode (for example

using a standard ST7 programming tool). The de-

fault content of the FLASH is fixed to FFh. To pro-

gram directly the FLASH devices using ICP,

FLASH devices are shipped to customers with a

reserved internal clock source enabled. In masked

ROM devices, the option bytes are fixed in hard-

ware by the ROM code (see option list).

OPTION BYTE 0

OPT7 = WDGHALT Watchdog reset on HALT

This option bit determines if a RESET is generated

when entering HALT mode while the Watchdog is

active.

0: No Reset generation when entering Halt mode

1: Reset generation when entering Halt mode

OPT6 = WDGSW Hardware or software watchdog

This option bit selects the watchdog type.

0: Hardware (watchdog always enabled)

1: Software (watchdog to be enabled by software)

OPT5 = Reserved, must be kept at default value.

OPT4 = LVD Voltage detection

This option bit enables the voltage detection block

(LVD).

OPT3 = PLL OFF PLL activation

This option bit activates the PLL which allows mul-

tiplication by two of the main input clock frequency.

The PLL is guaranteed only with an input frequen-

cy between 2 and 4 MHz.

0: PLL x2 enabled

1: PLL x2 disabled

Caution: The PLL can be enabled only if the “OSC

RANGE” (OPT11:10) bits are configured to “MP -

2~4 MHz”. Otherwise, the device functionality is

not guaranteed.

(*): Option bit values programmed by ST

Selected Low Voltage Detector

LVD Off

LVD On

STATIC OPTION BYTE 0

STATIC OPTION BYTE 1

WDG

LVD

PKG

AFI_MAP

OSCTYPE

OSCRANGE

De-

fault(*)

ST72361 데이터시트(PDF) 210 Page - STMicroelectronics

ST72361 데이터시트(HTML) 210 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL