전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADV7393 데이터시트(PDF) 6 Page - Analog Devices

부품명 ADV7393
상세설명  Low Power, Chip Scale 10-Bit SD/HD Video Encoder
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADV7393 데이터시트(HTML) 6 Page - Analog Devices

Back Button ADV7393 Datasheet HTML 2Page - Analog Devices ADV7393 Datasheet HTML 3Page - Analog Devices ADV7393 Datasheet HTML 4Page - Analog Devices ADV7393 Datasheet HTML 5Page - Analog Devices ADV7393 Datasheet HTML 6Page - Analog Devices ADV7393 Datasheet HTML 7Page - Analog Devices ADV7393 Datasheet HTML 8Page - Analog Devices ADV7393 Datasheet HTML 9Page - Analog Devices ADV7393 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 96 page
background image
ADV7390/ADV7391/ADV7392/ADV7393
Rev. 0 | Page 6 of 96
DIGITAL INPUT/OUTPUT SPECIFICATIONS
VDD = 1.71 V to 1.89 V, PVDD = 1.71 V to 1.89 V, VAA = 2.6 V to 3.465 V, VDD_IO = 2.97 V to 3.63 V.
All specifications TMIN to TMAX (−40°C to +85°C), unless otherwise noted.
Table 5.
Parameter
Conditions
Min
Typ
Max
Unit
Input High Voltage, VIH
2.0
V
Input Low Voltage, VIL
0.8
V
Input Leakage Current, IIN
VIN = VDD_IO
±10
μA
Input Capacitance, CIN
4
pF
Output High Voltage, VOH
ISOURCE = 400 μA
2.4
V
Output Low Voltage, VOL
ISINK = 3.2 mA
0.4
V
Three-State Leakage Current
VIN = 0.4 V, 2.4 V
±1
μA
Three-State Output Capacitance
4
pF
MPU PORT TIMING SPECIFICATIONS
VDD = 1.71 V to 1.89 V, PVDD = 1.71 V to 1.89 V, VAA = 2.6 V to 3.465 V, VDD_IO = 2.97 V to 3.63 V.
All specifications TMIN to TMAX (−40°C to +85°C), unless otherwise noted.
Table 6.
Parameter
Conditions
Min
Typ
Max
Unit
MPU PORT, I2C MODE1
SCL Frequency
0
400
kHz
SCL High Pulse Width, t1
0.6
μs
SCL Low Pulse Width, t2
1.3
μs
Hold Time (Start Condition), t3
0.6
μs
Setup Time (Start Condition), t4
0.6
μs
Data Setup Time, t5
100
ns
SDA, SCL Rise Time, t6
300
ns
SDA, SCL Fall Time, t7
300
ns
Setup Time (Stop Condition), t8
See Figure 15
0.6
μs
MPU PORT, SPI MODE1
SCLK Frequency
0
10
MHz
SPI_SS to SCLK Setup Time, t1
20
ns
SCLK High Pulse Width, t2
50
ns
SCLK Low Pulse Width, t3
50
ns
Data Access Time after SCLK Falling Edge, t4
35
ns
Data Setup Time prior to SCLK Rising Edge, t5
20
ns
Data Hold Time after SCLK Rising Edge, t6
0
ns
SPI_SS to SCLK Hold Time, t7
0
ns
SPI_SS to MISO High Impedance, t8
See Figure 16
40
ns
1 Guaranteed by characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com