| 전자부품 데이터시트 검색엔진 |
|
ADV7393 데이터시트(PDF) 76 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7393 데이터시트(HTML) 76 Page - Analog Devices |
|
76 / 96 page ![]() ADV7390/ADV7391/ADV7392/ADV7393 Rev. 0 | Page 76 of 96 Cb PIXEL DATA HSYNC VSYNC PAL = 132 × CLOCK/2 NTSC = 122 × CLOCK/2 PAL = 864 × CLOCK/2 NTSC = 858 × CLOCK/2 Cb Y Y Cr Figure 112. SD Timing Mode 2, Odd-to-Even Field Transition (Master/Slave) Mode 3—Master/Slave Option (Subaddress 0x8A = X X X X X 1 1 0 or X X X X X 1 1 1) In this mode, the ADV739x accepts or generates horizontal synchronization and odd/even field signals. When HSYNC is high, a transition of the field input indicates a new frame, that is, vertical retrace. The ADV739x automatically blanks all normally blank lines as per CCIR-624. HSYNC and VSYNC are output in master mode and input in slave mode on the HSYNC and VSYNC pins, respectively. 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 283 284 285 ODD FIELD EVEN FIELD DISPLAY DISPLAY VERTICAL BLANK 522 523 524 525 9 10 11 20 21 22 DISPLAY DISPLAY VERTICAL BLANK ODD FIELD EVEN FIELD HSYNC FIELD HSYNC FIELD 8 7 6 5 4 3 2 1 Figure 113. SD Timing Mode 3, NTSC 622 623 624 625 5 621 22 23 DISPLAY VERTICAL BLANK ODD FIELD EVEN FIELD FIELD DISPLAY 309 310 311 312 313 314 315 316 317 318 319 334 335 336 DISPLAY VERTICAL BLANK ODD FIELD EVEN FIELD FIELD DISPLAY 320 4 3 2 1 7 HSYNC HSYNC Figure 114. SD Timing Mode 3, PAL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |