전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MC68340 데이터시트(PDF) 87 Page - Freescale Semiconductor, Inc

부품명 MC68340
상세설명  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 데이터시트(HTML) 87 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 83Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 84Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 85Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 86Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 87Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 88Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 89Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 90Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 91Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 441 page
background image
3- 38
MC68340 USER’S MANUAL
MOTOROLA
S0
S2
S4
S0
S2
S4
HALT
WRITE
RERUN
WRITE
CYCLE
CLKOUT
DSACKx
R/W
AS
DS
BERR
A31–A0
FC3–FC0
D15–D10
HALT
Figure 3-20. Late Retry Sequence
3.5.3 Halt Operation
When
HALT is asserted and BERR is not asserted, the MC68340 halts external bus
activity at the next bus cycle boundary (see Figure 3-21).
HALT by itself does not
terminate a bus cycle. Negating and reasserting
HALT in accordance with the correct
timing requirements provides a single-step (bus cycle to bus cycle) operation. Since
HALT
affects external bus cycles only, a program that does not require use of the external bus
may continue executing. The single-cycle mode allows the user to proceed through (and
debug) external MC68340 operations, one bus cycle at a time. Since the occurrence of a
bus error while
HALT is asserted causes a retry operation, the user must anticipate retry
cycles while debugging in the single-cycle mode. The single-step operation and the
software trace capability allow the system debugger to trace single bus cycles, single
instructions, or changes in program flow.
When the MC68340 completes a bus cycle with
HALT asserted, D15–D0 is placed in the
high-impedance state, and bus control signals are negated (not high-impedance state);
the A31–A0, FCx, SIZx, and R/
W signals remain in the same state. The halt operation has
no effect on bus arbitration (see 3.6 Bus Arbitration). When bus arbitration occurs while
the MC68340 is halted, the address and control signals are also placed in the high-
impedance state. Once bus mastership is returned to the MC68340, if
HALT is still
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com