전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS43L21 데이터시트(PDF) 59 Page - Cirrus Logic

부품명 CS43L21
상세설명  Low Power, Stereo Digital to Analog Converter
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L21 데이터시트(HTML) 59 Page - Cirrus Logic

Back Button CS43L21 Datasheet HTML 55Page - Cirrus Logic CS43L21 Datasheet HTML 56Page - Cirrus Logic CS43L21 Datasheet HTML 57Page - Cirrus Logic CS43L21 Datasheet HTML 58Page - Cirrus Logic CS43L21 Datasheet HTML 59Page - Cirrus Logic CS43L21 Datasheet HTML 60Page - Cirrus Logic CS43L21 Datasheet HTML 61Page - Cirrus Logic CS43L21 Datasheet HTML 62Page - Cirrus Logic CS43L21 Datasheet HTML 63Page - Cirrus Logic  
Zoom Inzoom in Zoom Outzoom out
 59 / 63 page
background image
DS723A1
59
CS43L21
9. PCB LAYOUT CONSIDERATIONS
9.1
Power Supply, Grounding
As with any high-resolution converter, the CS43L21 requires careful attention to power supply and ground-
ing arrangements if its potential performance is to be realized. Figure 1 on page 9 shows the recommended
power arrangements, with VA and VA_HP connected to clean supplies. VD, which powers the digital circuit-
ry, may be run from the system logic supply. Alternatively, VD may be powered from the analog supply via
a ferrite bead. In this case, no additional devices should be powered from VD.
Extensive use of power and ground planes, ground plane fill in unused areas and surface mount decoupling
capacitors are recommended. Decoupling capacitors should be as close to the pins of the CS43L21 as pos-
sible. The low value ceramic capacitor should be closest to the pin and should be mounted on the same
side of the board as the CS43L21 to minimize inductance effects. All signals, especially clocks, should be
kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+
and VQ decoupling capacitors, particularly the 0.1 µF, must be positioned to minimize the electrical path
from FILT+ and AGND. The CS43L21 evaluation board demonstrates the optimum layout and power supply
arrangements.
9.2
QFN Thermal Pad
The CS43L21 is available in a compact QFN package. The under side of the QFN package reveals a large
metal pad that serves as a thermal relief to provide for maximum heat dissipation. This pad must mate with
an equally dimensioned copper pad on the PCB and must be electrically connected to ground. A series of
vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers.
In split ground systems, it is recommended that this thermal pad be connected to AGND for best perfor-
mance. The CS43L21 evaluation board demonstrates the optimum thermal pad and via configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com