CSG14K_CSG8K datasheet(50/113 Pages) AMSCO

50 / 113 page

Document Feedback

CSG14K_CSG8K

Functional Description

Datasheet

• PUBLIC

DS000571

• v1-00 • 2020-Dec-15

112

│ 49

Information

The top and bottom output channels are not aligned. The user should use the top side clock and

control channels to evaluate the top data channels, and the bottom side clock and control channels

to evaluate the bottom data channels.

The data on the control channel contains status information on the validity of the data on the data

channels, along with status information on the sensor state. Information on the control channel is

grouped into 12-bit words that are transferred synchronous to the data channels.

The figure below shows the data output interface.

Figure 51:

Sub-LVDS Data Output Interface

Each pair of differential output pins transports data on one sub-LVDS channel.

For easier reading and writing, the channels will be called CTR_OUT, DATAx_OUT, OB_OUT and

CLK_OUT in the remainder of the document. The output channels have the following functionality:

Figure 52:

Sub-LVDS Output Channels Functionality

Name

Function

CLK_OUT

Should be used as sampling clock.

CTR_OUT

Serially transmit status word. Captures sensor status and data validity in various status bits.

...

CTR_OUT

(BOTTOM)

CLK_OUT

(BOTTOM)

DATA0_OUT

(BOTTOM)

DATA1_OUT

(BOTTOM)

OB_OUT

(BOTTOM)

DATA7_OUT

(BOTTOM)

...

CTR_OUT

(TOP)

CLK_OUT

(TOP)

DATA0_OUT

(TOP)

DATA1_OUT

(TOP)

OB_OUT

(TOP)

DATA7_OUT

(TOP)

...

CSG14K_CSG8K 데이터시트(PDF) 50 Page - ams AG

CSG14K_CSG8K 데이터시트(HTML) 50 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL