전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMPR4925 데이터시트(PDF) 103 Page - Toshiba Semiconductor

부품명 TMPR4925
상세설명  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 데이터시트(HTML) 103 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 99Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 100Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 101Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 102Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 103Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 104Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 105Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 106Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 107Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 590 page
background image
Chapter 5 Configuration Register
5-13
Bits
Mnemonic
Field Name
Description
16
PIOCKE
PIO Clock
Enable
PIO Clock Enable (Initial value: 1, R/W)
This bit controls the PIO clock.
0: Stop clock
1: Supply clock
15:12
Reserved
11
PCIRSTI
PCIC Reset
Inactive
PCIC Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, PCIC is reset.
0: Reset
1: normal t
10
DMARSTI
DMAC Reset
Inactive
DMAC Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, DMAC is reset.
0: Reset
1: normal
9
Reserved
8SIO0RSTI
SIO0 Reset
Inactive
SIO0 Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, SIO0 is reset.
0: Reset
1: normal
7SIO1RSTI
SIO1 Reset
Inactive
SIO1 Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, SIO1 is reset.
0: Reset
1: normal
6
TMR0RSTI
TMR0 Reset
Inactive
TMR0 Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, TMR0 is reset.
0: Reset
1: normal
5TMR1RSTI
TMR1 Reset
Inactive
TMR1 Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, TMR1 is reset.
0: Reset
1: normal
4TMR2RSTI
TMR2 Reset
Inactive
TMR2 Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, TMR2 is reset.
0: Reset
1: normal
3
CHIRSTI
CHI Reset
Inactive
CHI Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, CHI is reset.
0: Reset
1: normal
2SPIRSTI
SPI Reset
Inactive
SPI Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, SPI is reset.
0: Reset
1: normal
1
ACLRSTI
ACLC Reset
Inactive
ACLC Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, ACLC is reset.
0: Reset
1: normal
0PIORSTI
PIO Reset
Inactive
PIO Reset Inactive (Initial value: 1, R/W)
When this bit is set to “0”, PIO is reset.
0: Reset
1: normal
Figure 5.2.9 Clock Control Register (CLKCTR) (2/2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com