TMPR4925 datasheet(276/590 Pages) TOSHIBA

276 / 590 page

Chapter 10 PCI Controller

10-14

Initial state operation matches the correspondence between the address and byte data regardless of the

endian mode (operation is address consistent). For example, if WORD (16-bit) data is written to address

0 of the PCI Bus when the TX4925 is in the Big Endian mode, the upper byte (address 0 in Big Endian)

is written to PCI Bus address 0 and the lower byte (address 1 in Big Endian) is written to address 1 of

the PCI Bus. For Little Endian PCI devices, this means that the byte order is reversed.

When in the Big Endian mode and a particular access window Endian switching mechanism is

validated, data is transferred so the byte order does not change in DWORD (32-bit) access to that access

window.

Endian switching during initiator access is specified by the Byte Swap bit (BSWAPMn, BSWAPIO)

of the G2P Configuration Register (G2PCFG) of the access window for each initiator access (see Table

10.3.3).

Ending switching during target access is specified by the Byte Swap bit (BSWAP) of the G2P

Memory Space n Control Register (P2GMnCTR) or G2P I/O Space Control Register (P2GIOCTR) of

the access window for each target access.

10.3.8

Power Management

The TX4925 PCI Controller supports power management functions that are compliant to PCI Bus

Power Management Interface Specifications Version 1.1 (Partially unsupported).

The PCI Host device controls the system status by reporting the power management state to the PCI

Satellite device.

10.3.8.1 Power Management State

In the case of the PCI Bus Power Management Interface Specifications, four power management

states are defined from State D0 to State D3. The TX4925 supports states D0 through D3. Figure 10.3.8

illustrates the power management state transition.

After Power On Reset, or when transitioning from the D3HOT state to the D0 state, the power

management state becomes uninitialized D0. If initialized by the system software at this point, the state

transitions to D0 Active.

If an external PCI Host device writes 11b (D3HOT) to the PowerState field of the Power Management

Control Status Register (PMCSR) of the Configuration space when in the Satellite mode, then the

Power Management State Change bit (P2GSTATUS.PMSC) of the P2G Status Register is set and

transitions to the D3HOT state. It then becomes possible to report Power State Change interrupts. The

PowerState field value can be read from the PowerState field (PCISSTATUS.PS) of the Satellite Mode

PCI Status Register.

The TX4925 uses software to change the system status after a status change is detected.

TMPR4925 데이터시트(PDF) 276 Page - Toshiba Semiconductor