| 전자부품 데이터시트 검색엔진 |
|
NAND02G-B2C 데이터시트(PDF) 56 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
NAND02G-B2C 데이터시트(HTML) 56 Page - STMicroelectronics |
|
56 / 62 page ![]() DC And AC parameters NAND01G-B2B, NAND02G-B2C 56/62 Figure 33. Resistor value versus waveform timings for Ready/Busy signal 1. T = 25°C. 11.2 Data Protection The ST NAND device is designed to guarantee Data Protection during Power Transitions. A VDD detection circuit disables all NAND operations, if VDD is below the VLKO threshold. In the VDD range from VLKO to the lower limit of nominal range, the WP pin should be kept low (VIL) to guarantee hardware protection during power transitions as shown in the below figure. Figure 34. Data Protection ai07565B RP (KΩ) 12 3 4 100 300 200 1 2 3 1.7 0.85 30 1.7 1.7 1.7 1.7 tr tf ibusy 0 400 4 RP (KΩ) 12 3 4 100 300 200 1 2 3 2.4 1.2 0.8 0.6 100 200 300 400 3.6 3.6 3.6 3.6 0 400 4 VDD = 1.8V, CL = 30pF VDD = 3.3V, CL = 100pF 60 90 120 0.57 0.43 Ai11086 VLKO VDD W Nominal Range Locked Locked |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |