NAND02G-B2C datasheet(18/62 Pages) STMICROELECTRONICS

18 / 62 page

Bus operations

NAND01G-B2B, NAND02G-B2C

18/62

4.5

Write Protect

Write Protect bus operations are used to protect the memory against program or erase

operations. When the Write Protect signal is Low the device will not accept program or erase

operations and so the contents of the memory array cannot be altered. The Write Protect

signal is not latched by Write Enable to ensure protection even during power-up.

4.6

Standby

When Chip Enable is High the memory enters Standby mode, the device is deselected,

outputs are disabled and power consumption is reduced.

Table 5.

Bus Operations

Bus Operation

I/O0 - I/O7

I/O8 - I/O15(1)

1. Only for x16 devices.

Command Input

VIL

VIH

Rising

X(2)

2. WP must be VIH when issuing a program or erase command.

Command

Address Input

VIL

VIH

VIL

VIH

Rising

Address

Data Input

VIL

VIH

Rising

VIH

Data Input

Data Output

VIL

Fallin

VIH

Data Output

Write Protect

VIL

Standby

VIH

VIL/VD

Table 6.

Address Insertion, x8 Devices

Bus Cycle(1)

Any additional address input cycles will be ignored.

I/O7

I/O6

I/O5

I/O4

I/O3

I/O2

I/O1

I/O0

1st

2nd

VIL

A11

A10

3rd

A19

A18

A17

A16

A15

A14

A13

A12

4th

A27

A26

A25

A24

A23

A22

A21

A20

5th(2)

The fifth cycle is valid for 2Gb devices. A28 is for 2Gb devices only.

VIL

A28

NAND02G-B2C 데이터시트(PDF) 18 Page - STMicroelectronics

NAND02G-B2C 데이터시트(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

데이터시트 다운로드

링크 URL