전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

UPD16675AP/W 데이터시트(PDF) 30 Page - Renesas Technology Corp

부품명 UPD16675AP/W
상세설명  MOS INTEGRATED CIRCUIT
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD16675AP/W 데이터시트(HTML) 30 Page - Renesas Technology Corp

Back Button UPD16675AP/W Datasheet HTML 26Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 27Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 28Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 29Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 30Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 31Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 32Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 33Page - Renesas Technology Corp UPD16675AP/W Datasheet HTML 34Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 38 page
background image
28
µµµµPD16675A
Switching Characteristics
(Unless otherwise specified, TA =
−−−−40 to ++++85°°°°C, VDD1 = 2.7 to 3.3 V, VCHA = H: VDD2 = 2.7 to 3.6 V or VCHA = L:
VDD2 = 2.7 to 5.5 V)
Parameter
Symbol
Condition
MIN.
TYP.
MAX.
Unit
Oscillation frequency
fOSC
Self-oscillation
21
30
50
kHz
Transfer delay time
tPHL
SCK
↓→DATA↓
100
ns
tPLH
SCK
↓→DATA↑
300
ns
Remark The TYP. value is a reference value when TA = 25
°C.
The time for one frame is obtained with the following formula.
1 frame = 1/fOSC
× 8 × number of duties
If fOSC = 30 kHz and 1/34 duty, then the result is:
1 frame = 33
µs × 8 × 34 = 9.1 ms
Required Conditions for Timing
(Unless otherwise specified, TA =
−−−−40 to ++++85°°°°C, VDD1 = 2.7 to 3.3 V, VCHA = H: VDD2 = 2.7 to 3.6 V or VCHA = L:
VDD2 = 2.7 to 5.5 V)
(1) Common
Parameter
Symbol
Condition
MIN.
TYP.
MAX.
Unit
Clock frequency
fOSC
OSCIN external clock
20
30
50
kHz
High level clock pulse width
tWHC1
OSCIN external clock
10
25
µs
Low level clock pulse width
tWLC1
OSCIN external clock
10
25
µs
High level clock pulse width
tWHC2
OSCBRI external clock
400
ns
Low level clock pulse width
tWLC2
OSCBRI external clock
400
ns
Rise/fall time
tr, tf
OSCBRI external clock
100
ns
Reset pulse width
tWRE
Reset pin
1.0
µs
Remark The TYP. value is a reference value when TA = 25
°C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com