| 전자부품 데이터시트 검색엔진 |
|
UPD17708 데이터시트(PDF) 292 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD17708 데이터시트(HTML) 292 Page - Renesas Technology Corp |
|
292 / 358 page ![]() 290 µPD17704, 17705, 17707, 17708, 17709 19.3 Clock Selection Block and Clock Generation Block The clock selection block selects the output frequency of BEEP1 and BEEP0 by using the BEEP clock selection register. The clock generation block generates the clock to be output to BEEP0 and BEEP1. The clock frequency generated is 1 kHz, 3 kHz, 4 kHz, 6.7 kHz, 67 Hz, or 200 Hz. Figure 19-4. Configuration of BEEP Clock Selection Register Name Flag symbol b3 B E E P 1 C K 1 b2 B E E P 1 C K 0 b1 B E E P 0 C K 1 b0 B E E P 0 C K 0 Address 14H Read/Write R/W BEEP clock selection Power-ON reset WDT&SP reset CE reset Clock stop 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 kHz 3 kHz 4 kHz 6.7 kHz Sets output frequency of BEEP0 4 kHz 3 kHz 200 Hz 67 Hz Sets output frequency of BEEP1 0 0 1 1 0 1 0 1 0 0 1 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |