 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPD750004 데이터시트(PDF) 38 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD750004 데이터시트(HTML) 38 Page - Renesas Technology Corp |
|
|
38 / 86 page  µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A) 36 Data Sheet U10738EJ3V2DS 9. RESET FUNCTION The µPD750008 is reset with the external reset signal (RESET) or the reset signal received from the basic interval timer/watchdog timer. When either reset signal is input, the internal reset signal is generated. Fig. 9-1 shows the configuration of the reset circuit. Fig. 9-1 Configuration of Reset Functions When the RESET signal is generated, all hardware is initialized as indicated in Table 9-1. Fig. 9-2 shows the reset operation timing. Fig. 9-2 Reset Operation by Generation of RESET Signal Note Either of the following two values can be selected by a mask option: 217/fX (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz) 215/fX (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz) WDTM RESET Internal reset signal Reset signal from basic interval timer/watchdog timer Internal bus RESET signal is generated Operating mode or standby mode HALT mode Operating mode Internal reset operation Wait Note |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
